 |
|
|||
| Authors: | A Romer |
| Group: | Computer Engineering |
| Type: | Misc |
| Title: | Performanzvergleich zukünftiger Speicherarchitekturen/ Performance Comparison of Future Memory Architectures |
| Year: | 1999 |
| Month: | July |
| Pub-Key: | ROM99 |
| Abstract: | The growing gap between processor speed and memory access time becomes more and more a speed limiting factor in modern computer systems. Therefore, DRAM manufactures try to improve memory throughput by introducing new memory interfaces. However, the memory core remains unchanged. Hence, two recent DRAM architectures are investigated in this report. It is shown how a performance improvement can be achieved by using a more efficient memory controller, which is capable of controlling parallel memory structures concurrently. This approach is verified by implementing a new memory interface in an existing CPU simulator. |
| Remarks: | Institut TIK, Contact: M. Gries |
| Resources: | [BibTeX] |
