 |
|
|||
| Authors: | Nikolay Stoimenov, Samarjit Chakraborty, Lothar Thiele |
| Group: | Computer Engineering |
| Type: | Inproceedings |
| Title: | An Interface Algebra for Estimating Worst-Case Traversal Times in Component Networks |
| Year: | 2010 |
| Month: | October |
| Pub-Key: | SCT10a |
| Book Titel: | Lecture Notes in Computer Science. Leveraging Applications of Formal Methods, Verification, and Validation, 4th International Symposium on Leveraging |
| Volume: | 6415 |
| Pages: | 198-213 |
| Keywords: | MPA, ESD |
| Publisher: | Springer |
| Abstract: | Interface-based design relies on the idea that different components of a system may be developed independently and a system designer can connect them together only if their interfaces match, without knowing the details of their internals. In this paper we propose an interface algebra for analyzing networks of embedded systems components. The goal is to be able to compute worst-case traversal times and verify their compliance to provided deadlines in such component networks in an incremental manner, i.e., as and when new components are added or removed from the network. We lay the basic groundwork for this algebra and show its utility through an illustrative example. |
| Location: | Heraklion, Crete, Greece |
| Resources: | [BibTeX] [Paper as PDF] |
