Abstract

In this paper, the problem of automatically mapping large-grain dataflow programs onto heterogeneous hardware/software architectures is treated. Starting with a given hardware/software partition, interfaces are automatically inserted into the specification to account for communication, in particular across hardware/software boundaries. Depending on the target architecture, the interfaces are refined according to given communication constraints (bus protocols, memory mapping, interrupts, DMA, etc.). An object-oriented approach is presented that enables an easy migration (retargeting) of typical communication primitives to other target architectures.

1 Introduction

This paper deals with the problem of automatic generation of hardware/software interfaces for certain classes of dataflow graph based specifications.

The variety of different abstract communication styles (e.g., buffered versus non-buffered, blocking versus non-blocking, synchronous versus asynchronous communication, etc.) encountered in different dataflow process network models [11], and typical physical communication styles such as via memory-mapped I/O, dedicated ports, etc., make it hard and inefficient to store all combinations of communication types (e.g., a channel implementing a blocking read, non-blocking write, buffered FIFO organization, read in software, writer in hardware, etc.) in a library, possibly for all combinations and for each different target. Therefore, automatic interface generation tools are necessary which, at the same time, should be easily changeable (or reconfigurable) for other targets.

1.1 Motivation

Block-oriented schematic diagrams with dataflow semantics are widely used for describing digital signal processing applications (see, e.g., Fig. 1a). Examples of design systems that enable the specification of such systems are Ptolemy from UC Berkeley [3] and Cossap from Synopsys, to name a few.

In dataflow specifications, nodes represent computations, and directed edges between nodes represent the transfer of data between computations. A computation is deemed ready for execution whenever it has sufficient data on each of its input arcs. When a computation is executed, or fired, the corresponding node in the dataflow graph consumes some number of data values (tokens) from the input arcs and produces some number of tokens on the output arcs.

Example 1 Figure 1a) shows the block diagram of a molecular dynamics simulation application. The method basically consists in iteratively computing forces on a set of molecules using Newton's equation of motion (block $F$) and updating the position of molecules (block Int) based on these computed forces. In order to reduce the (typically huge) number of expensive force computations, the list of pairs of particles for which nonimal forces exist, may be reduced by first eliminating those pairs for which the distance is greater than a given cutoff radius (Pair) and evaluating forces only for the remaining pairs. In order to reduce the computational effort of pairlist computation, the pairlist should only be updated every 5 iterations of the force-position loop.

![Dataflow graph for molecular dynamics simulation and target architecture](image)

Dataflow models may be classified each having a different descriptive power such as SDF [12], BDF (boolean dataflow) [4], cyclo-static dataflow [7], and different dynamic dataflow models [9, 11]. In synchronous dataflow (SDF) [12], the number of tokens consumed from each input arc and produced on each output arc is a fixed positive integer that is known at compile time (see Fig. 1b).

Example 2 In Fig. 1b), the schematic in Fig. 1a) has been refined to an SDF-graph: A node is enabled for firing once a fixed, statically known integer number of tokens (here 1 and 5) has accumulated on each input arc of an actor. Then,
The semantics of a dataflow node may be described as implementing models presented. The next section describes in detail the next lower layer of refinement presenting our approach to describe dataflow graphs and target architectures is partially stored in libraries. To define a new target processor, interfaces for hardware/software implementations. Our approach is highly related to the latter two approaches, however, differs from them by the following features:

Contrary to [17], not the generated code is object-oriented (code generation should provide code of highest efficiency), but the tool that generates it. Here, interfaces are assembled by code generation as opposed to being completely stored in libraries. To define a new target processor, only small portions of the object-oriented code generation classes have to be rewritten. Contrary to CoWare [13], not only single-chip implementations are investigated. Also, the communication model is highly parameterized in that only small portions of the object-oriented code generation are stored in a library is described.

Our approach is highly related to the latter two approaches, however, differs from them by the following features:

Contrary to [17], not the generated code is object-oriented (code generation should provide code of highest efficiency), but the tool that generates it. Here, interfaces are assembled by code generation as opposed to being completely stored in libraries. To define a new target processor, only small portions of the object-oriented code generation classes have to be rewritten. Contrary to CoWare [13], not only single-chip implementations are investigated. Also, the communication model is highly parameterized in that not only a particular scheme like Hoare's rendezvous may be implemented [13].

2 Methodology

We assume that a system is specified by a particular kind of dataflow process network [11], e.g., synchronous dataflow (SDF). The implementation process presented here is hierarchical. First, a layer given by abstract models used to describe dataflow graphs and target architectures is presented. The next section describes in detail the next lower layer of refinement presenting our implementation models.

2.1 Abstract models

2.1.1 Node

Figure 2a) shows the abstract model of a data processing node. An actor is parameterized by its inputs \( x = (x_0, x_1, \ldots, x_{n-1}) \) and its outputs \( y = (o_0, o_1, \ldots, o_{m-1}) \). The node functionality is given by a strict vector function \( f \). The semantics of a dataflow node may be described as follows [6] (see Fig. 2b).

- receiving data: The node is waiting for data. If its firing rule is satisfied, it changes to state 2.
- executing node function: The node function is performed exactly once. After the node has finished its operation, it changes to state 3.
- sending data: The new tokens are written to the outputs.

As long as not all of them have been communicated to its successors, it remains in this state. Finally, the node reenters state 1.

Figure 2. Abstract node model

During hardware/software partitioning, a node is mapped to a computing resource, e.g., CPU, ASIC (see Fig. 1).

2.1.2 Edge

Edges represent directed communication between two nodes. The abstract view of an edge will be called channel (see Fig. 3).

Figure 3. Abstract channel

A channel is a virtual unidirectional link between the source and sink node. Our abstract view makes the following assumptions:

- Only unidirectional dataflow over the channel is allowed. Each channel has exactly one source and one sink node.
- The channel may have a local memory with first-in first-out (FIFO) semantics for storing data. The FIFO may be initialized with individual data.

In case of SDF graphs, the abstract channel is characterized by six parameters: number of produced tokens \( n \) of each source node invocation, number of consumed tokens \( m \) on each sink node invocation, capacity constraint \( c \), initial tokens \( l \), source and sink node.

2.1.3 Target Architecture

We use a simple architecture model (see e.g., Fig. 4b). The model consists of three component types:

- Computing resources (rectangular boxes): Each node in the dataflow graph is bound to a computing resource. Computing resources are of type software (microprocessor CPU, microcontroller MCU, DSP), and hardware (FPGA, ASIC).
Buses (solid lines): Each data transfer between computing resources and memories is bound to a bus resource (e.g., B1, B2, B3, B4 in Fig. 4b) which may be standard, uni- or bi-directional, or dedicated buses.

Memories (rounded boxes): Memories are used to store the channel FIFO data. Note that the binding possibilities of channel memory, source and sink nodes, and transfers are tightly dependent on each other (see also [16] for a graph model of these influences).

2.2 Implementation model

First, the refinement of a channel after the determination of the bindings is presented. During this refinement, all required parameters for final code generation of interfaces are defined. Then, an object oriented modeling of processors is discussed that eases the code generation for the target model.

A synthesis tool called HASIS (hardware software interface synthesis) written in J A V A implements the described refinement steps and does the code generation for necessary interfaces.

2.2.1 Logical refinement of a channel

Our refinement approach is based on the introduction of regular nodes and interface nodes [6]. Regular nodes use send and receive primitives to communicate data along channels. Interface nodes are introduced if device drivers (in case of software) or hardware interfaces (in case of hardware) are necessary to be generated. The refinement process is described for a channel shown in Fig. 3.

Step 1: If a FIFO is needed (c > 0) a new node (regular node) is inserted into the abstract channel specification (see Fig. 4a).

Step 2: Depending on the binding of regular nodes, additional interface nodes have to be inserted.

Example 4 Fig. 4a) describes a binding of nodes and arcs of a given specification onto a target architecture (dotted lines). Now, an interface node I_HW has to be inserted that describes the interface to be synthesized for reading the FIFO data out of memory1 over bus B3 by the sink node implemented in hardware on the FPGA (see Fig. 4c). Depending on the target architecture, typically more than one interface node may have to be inserted and refined.

Table 1. Parameters of nodes for interface synthesis

<table>
<thead>
<tr>
<th>parameter</th>
<th>source nodes</th>
<th>sink nodes</th>
<th>interf. nodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>function</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>binding</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>token datastructure</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>m</td>
<td>source x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>l</td>
<td>sink x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>(non-)blocking</td>
<td>x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>synch./asynch.</td>
<td>x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>communication module (2.2.3)</td>
<td>x</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2.2.2 Object oriented modeling of processors

In our implementation, each component of the target model (i.e., processor) typically possesses several I/O-signaling facilities, e.g., via interrupt, DMA, using dedicated I/O ports, etc. Figure 5 shows parts of a class tree for modeling these different facilities while exploiting the principles of classification, polymorphism, inheritance and composition. There exist four class levels:

1. The abstract classes on the abstract description level describe common properties of the computing resources and the communication modules (e.g., each communication module has a generate(...) method for code generation of transfer commands).

2. There is one communication module class for each I/O-type (e.g., Interrupt, DMA, etc.) They define the very specific properties of each I/O block (e.g., which parameters specify a DMA module?).
3. The classes on the device family dependent communication module layer include the methods for code generation of I/O-primitives particular to the I/O-unit. They use parameterized templates which are stored in a device library.

4. On the device level, the processors are described as compositions of their communication modules.

**Example 5** The NATIONAL SEMICONDUCTOR COP87L40RJ microcontroller is a composition of the two modules NSC Microwire/Plus© and NSC Dedicated Port.

This object oriented approach has the following major advantages:

1. **Reuse**: Each device-family-dependent communication module can be reused many times in order to model other processors of the same family.

2. **Ease of processor modeling**: The modeling of a processor is very easy by simply instantiating predefined communication modules.

**Example 6** The MOTOROLA processors MC68330 and MC68340 use the same communication module MOTOROLA Interrupt.

3. **Retargeting and design space exploration**: Retargeting the interface generation is simply done by switching the processor in the target architecture and rerunning the code generation. Similarly, changes in the binding of nodes (e.g., during design space exploration) can be incorporated automatically.

### 2.2.3 Code generation

The class `SystemSpec` (see Fig. 6) contains the specification of the dataflow graph, the architecture graph of the target, the binding of dataflow nodes to computing resources as well as a feasible schedule for the dataflow graph. The `CodeAssembler` manages the process of code synthesis:

1. **Interface generation**: The `InterfaceGenerator` selects the appropriate interfaces for each channel and each participated processor (e.g., DMA channel: MC68340.create(DMA,...) in Example 7) and causes each processor instance to generate the interface code by using its communication modules (e.g., MC68340.generate(...) in Example 7).

2. **Top level generation**: For each computing resource, the `CodeAssembler` invokes a generate method of the appropriate code generator (CodeGeneratorC, CodeGeneratorVHDL). They assemble the produced device drivers (C) and interface entities (VHDL) and generate a main program for processor resources and a top level VHDL-entity in case of dedicated hardware while considering a given scheduling mode (see [6] for scheduling).

3. **Compilation**: The produced source code has to be compiled with appropriate compilers and synthesis tools.

**Example 7** The MOTOROLA processor MC68340 is modeled by a JAVA class, which instantiates the appropriate device-family-dependent communication modules.

```java
public class MC68340 extends Processor{
    MInterrupt mint = new MInterrupt();
    MDMA mdma = new MDMA();
    MSerial mser = new MSerial();
    public boolean create(String CM,...){
        if (CM.equals("DMA") == true)
            return mdma.create(...);
        return false;
    }
    public void generate(...) {
        mdma.generate(...);
    }
}
```

There are two additional methods: `create`: Creates an internal data structure required for code generation (e.g., for selecting and configuring a DMA channel). `generate`: Causes the generation of the device drivers.

**Figure 6. Detailed code generation**

In all phases, the initial `SystemSpec` will be continuously refined which is managed by the `DataRepository`.

3. **Case study**

As an example, we present the implementation of the molecular dynamics simulation application in Example 1 on the target architecture in Fig. 1c). First, the binding of nodes to computing resources (nodes F and I are bound to CPU, node P is bound to ASIC). All communications are bound to B1. Both nodes F and I have their local data stored in memory1 whereas node P has his local data stored in memory2. For each channel, different requirements may be specified. For example, channel A is configured to be a non-buffered channel of integer datatype with blocking send and blocking receive semantics.

**Example 8** We consider channel B in Fig. 1 for which a non-buffered memory mapped I/O implementation with blocking send and non-blocking receive using a built-in DMA module of the processor is chosen (see Fig. 7). Via the DMA data port d, the hardware node can transfer data to the software node. An additional status port s consists of one simple data ready bit R used for communication synchronisation. The flowcharts describe the semantics that the
interfaces implement. The non-blocking receive primitive of node F has two local states stop (initial state) and run with different behaviour to consider the DMA module status. The communication is done in two steps: (1) By setting the R bit, the hardware signals a demand for communication. (2) The data values are transmitted when the DMA module issues an explicit read access on the data port.

Figure 7. Interface refinement for channel B
Figure 8a) shows a code template for the software node F. a) The node behaviour is given by a C-function. b) Now, a node function is generated for each software node (e.g., F1 for F) using the communication primitives (e.g., recvB(),...) to read and send data. The semantics of the communication primitives depends on the actual channel specification. c) The complete software program consists of the two functions F1(), I1(), the generated communication primitives (recvB(),sendD(),recvD(),sendA(),sendC(), recvC()) and a scheduler. Additionally, there is a main() function in which the initialization of communication primitives and the initialization of memories with initial data takes place. Then, main() calls the scheduler. d) The scheduler is created by HASIS, too. In the example, static-scheduling [6] has been chosen (Fig. 8d).

Figure 8. Implementation of the software partition of the molecular dynamics simulation application

4 Acknowledgement and further work

We would like to thank Martin Gerber and Lothar Thiele for discussions on the molecular dynamics example. Note that using a cyclo-static model would describe the communication in this application in a more efficient way. In the future, it will be shown how the concepts described here only for SDF extend to cyclo-static dataflow and more general dataflow models.

References