printlogo
ETH Zuerich - Homepage
Computer Engineering and Networks Laboratory (TIK)
 

Publication Details for Inproceedings "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware"

 

 Back

 New Search

 

Authors: Marco Platzner, Giovanni De Micheli,
Group: Computer Engineering
Type: Inproceedings
Title: Acceleration of Satisfiability Algorithms by Reconfigurable Hardware
Year: 1998
Pub-Key: PDM98
Book Titel: Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications FPL 98
Pages: 69-78
Abstract: We present different architectures to solve Boolean satisfiability problems in instance-specific hardware. A simulation of these architectures shows that for examples from the DIMACS benchmarks suite, high raw speed-ups over software can be achieved. We present a design tool flow and prototype implementation of an instance-specific satisfiability solver and discuss experimental results. We measure the overall speed-up of the instance-specific architecture that takes the hardware compilation time into account. The results prove that many of the DIMACS examples can be accelerated with current FPGA technology.
Location: Tallinn, Estonia
Resources: [BibTeX] [Paper as PDF]

 

 Back

 New Search