printlogo
ETH Zuerich - Homepage
Computer Engineering and Networks Laboratory (TIK)
 

Publication Details for Inproceedings "Optimal TDMA Time Slot and Cycle Length Allocation"

 

 Back

 New Search

 

Authors: Ernesto Wandeler, Lothar Thiele
Group: Computer Engineering
Type: Inproceedings
Title: Optimal TDMA Time Slot and Cycle Length Allocation
Year: 2006
Month: January
Pub-Key: WT06a
Book Titel: Asia and South Pacific Desing Automation Conference (ASP-DAC)
Pages: 479-484
Keywords: MPA
Abstract: We present an analytic method to determine the provably smallest possible slot length that must be allocated in a TDMA resource, to serve an event-triggered hard real-time load with arbitrary deterministic timing behavior. Based on this method, we then present constructive methods to find all feasible as well as the optimal cycle length in a TDMA resource, and we show how to determine the minimum required bandwidth of a TDMA resource. We demonstrate the applicability and computational efficiency of the presented methods in a case study of a large distributed embedded system with a TDMA bus, where we will find the optimal parameter set for the TDMA bus.
Location: Yokohama, Japan
Resources: [BibTeX] [Paper as PDF]

 

 Back

 New Search