printlogo
ETH Zuerich - Homepage
Computer Engineering and Networks Laboratory (TIK)
 

Publication Details for Inproceedings "Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits."

 

 Back

 New Search

 

Authors: R Rogenmoser, H Kaeslin, Tobias Blickle
Group: Computer Engineering
Type: Inproceedings
Title: Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits.
Year: 1996
Month: January
Pub-Key: RKB96
Book Titel: H-M Voigt, W. Ebeling, I. Rechenberg, H-P Schwefel (eds.) Parallel Problem Solving from Nature - PPSN IV
Pages: 849-858
Publisher: Springer Verlag, Berlin
Remarks: In H-M Voigt, W. Ebeling, I. Rechenberg, H-P Schwefel (eds.) Parallel Problem Solving from Nature - PPSN IV, pp. 849-858, LNCS 1141, Springer Verlag, Berlin, Germany.
Location: Berlin
Resources: [BibTeX]

 

 Back

 New Search